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During the past few years, advancement of the integrated
circuit technology yielded medium and large scale integration
of commonly used electronic circuitry.
One of the special MSI devices commercially available
today is the Fairchild 381^ Digital Voltmeter Logic Array
which contains most of the logic required for a 4 1/2 decade
digital Voltmeter.
In this thesis the design of an inexpensive four digit,
auto-scaling digital voltmeter is presented with results
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A familiar method of analog-to-digital conversion in
digital voltmeters is ramp-comparator analog-to-time conver-
sion utilizing an electronic integrator. A sample-and-hold
network samples the unknown voltage and holds this value.
The integrator then integrates either a positive or negative
reference voltage. The time for the integrator to reach the
value stored in the sample-and-hold circuit is proportional
to the unknown voltage. The number of clock pulses propor-
tional to this time are counted for digital readout.
This method though simple and inexpensive, suffers from
several disadvantages. To maintain accuracy, a highly stable
clock oscillator is required. Also, any practical system
will have noise added to the input signal, and the sample-
and-hold circuit may hold a noise peak. Components must be
very precise and the switching scheme must not change the
value of the voltage stored in the sample-and-hold circuit.
A second method of ramp-comparator conversion utilizes
an electronically resettable integrator. The integrator is
reset to a value proportional to the unknown voltage plus a
positive bias. The integrator integrates a reference
voltage until it reaches a predetermined level set by a
precision limiter. This time is again proportional to the
unknown voltage. The use of the positive bias has the
advantage that the integrator always integrates the same

polarity of reference voltage for either polarity of input
signal, thus eliminating complex switching circuitry. The
precision limiter also yields very accurate limiting. This
method still requires a highly stable clock, and the
integrator can still be reset to a noise peak rather than a
true value.
A third method of ramp comparator conversion is known as
dual slope integration. This method will be described in
more detail in this section. It will be shown that any
long term drift in the clock frequency has no effect. The
dual slope, method does not require a sample-and-hold network
because the input signal is integrated to determine the
unknown value. A disadvantage of this method is the complex
polarity switching circuit required. Such switching was not
attempted in this thesis.
The purpose of this project was to build an inexpensive
digital voltmeter incorporating the best features of the
conversion methods previously described. The dual slope
technique was utilized to avoid the effect of drift in the
clock frequency. Since the input signal was integrated in
determining the unknown voltage, high frequency noise effects
were reduced.
A special zero-level determining circuit was used to




II. DUAL SLOPE INTEGRATION











Figure 1. Dual Slope Integration
Dual slope integration is a two step "analog to time"
(A/T) conversion technique, as illustrated in the waveform
in Figure 1. The integrator is initially at a zero level.
At the beginning of a sample period, the integrator begins
to integrate down with a slope proportional to the unknown
voltage V . The integrator continues to integrate for a
.A.
fixed amount of time T, , determined by the digital portion

of the circuit. At the end of this time the integrator
input is switched to a negative reference current I ~, sor o ref
that the integrator commences integration back up until it
returns to the zero level. At this point, a precision
comparator changes states signalling that the integrator
has crossed the null point. The integrator is subsequently
set to zero.






























Since the number of pulses counted during each integra-
tion step equals the product of time and repetition rate,









where N, is the number of pulses allowed for the first
integration. If there had been a percent drift, A, in the
clock frequency N
?









which is the same as equation (3); this demonstrates the
advantage of this technique. The effect of long term drift
in the clock frequency has been avoided. No crystal oscil-
lator was required since it was only necessary that the
frequency of the clock be constant during each sample
period to maintain accuracy.





















Figure 2. The Functional Block Diagram of the
Digital Voltmeter
The block diagram consists of an input front end, a
constant current source, a zero level current source, an
integrator, a comparator, a clock, the 381^ digital voltmeter
array, a digital switching circuit, an auto scaling circuit,
overrange and underrange circuits and a display unit.
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At the beginning of each sample period (T = T ), switch
o
S, is closed; S
?
and S are open. The integrator integrates
the unknown current, which is proportional to V , until time
T, or a fixed number of clock pulses has been delivered by
the digital circuit. At that time capacitor C has been
charged by current I to a value of V volts. The integrator
.A V/





The integrator is subjected to I , the current from the
constant current source which causes the slope of the
discharge curve of C to be a constant. The output voltage
of the integrator crosses the zero level, the comparator
shifts states, signalling the 38l4 to latch the value of its
counters. The number of clock pulses counted during time
Tp, which is proportional to the time required for the
integrator to reach zero level, is proportional to the unknown
voltage. Switch Sp is then opened, S-, and S-, are closed, and
the integrator is reset to its zero level, marking the
beginning of a new sampling period.
Display is held until the end of the subsequent sampling
period. Since all switching and timing is controlled by the




A. PAIRCHILD 381^ DIGITAL VOLTMETER LOGIC ARRAY
The 381H provides the logic required to implement a 4%
decade digital voltmeter. In addition to four full decade
counters and two overflow latches, the device is designed to
drive a multiplexed display providing a Binary Coded Decimal
output (to drive a BCD Converter) and five decoded outputs
to strobe the display.
|^ 100





fc 4 BfT LATO
,ING CONTHOL
CP 4 10 TC
iff
Oa Ok Or Or, 0,
fc:T I MCH K3 t 4 iT LATCH
tit'
0, o ? oA o.
Figure 3. Block Diagram of the 38l4
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As seen from Figure 3, the 38l4 is clocked by the CP input
and provides 4^ decades of BCD counts, with a modulus of
40,000. The second decade's output was made available to
provide a pulse for every 100 input clock pulses ("divide-
by-100" output). The output of the first flip-flop (the
"thousands" decade) is buffered and brought directly off the
chip as "divide-by-2000" output. The outputs of both flip-
flops of the fifth "half decade" are available as outputs
Q„ and Q„ n . The latched state of the most significant bitE2 El
(Q ) was also made available.
A sampling period starts when the counters of the 38l4
are at 30,000. The 38l4 then counts an additional 10,000
clock pulses, at which time it is in the 00,000 state. At
this count the device ignores the next 10 clock pulses, still
remaining in 00,000 state. This pause is used to accomplish
the necessary current switching as described in Section III
and to avoid transients which might cause false triggering
of the comparator.
Following the 10 count pause, the counters in the 38l4
resume counting the clock pulses until signaled by the com-
parator. The comparator generates a TRANSFER command for
this purpose. The TRANSFER command causes the 38l4 to latch
and make available the count stored in the counters. This
count is proportional to the measured voltage. If no TRANSFER
command was generated, counters would go on counting until
they reach 39,999 and the cycle would be repeated. Only one
13

transfer command is accepted during the interval 00,000 to
39 , 9 99 to prevent false triggering.
The state of one of the 4% decade counters is presented
as a BCD multiplexed output (Q
-,jQ ? ,Qj, s Qo ) • One of the five
decoded outputs, (CK,0R ,0 ,0 D ,0p) goes to HIGH, indicating
which decade's count is present at the BCD output of the
multiplexer.
The blanking input (BLANK) is used to prevent inter-
ference while the output of the 38l4 is being multiplexed.
The scanner input signal (STEP) was applied to the blanking
input to assure that the segment select inputs are stable
prior to the digit select inputs.
The decimal point input (DP) is for leading zero suppres-
sion. This input was derived by the auto-scaling circuit
in order to blank the most significant digit, when a count
such as 01. 23. was displayed.
The count state of the 38l4 is made available by the
states of the two overflow flip-flops, Q„ and Q„ n . Q.„, is
the least significant bit (LSB), while QF? is the most
significant bit (MSB) of decade 5. The fifth decade is a
half decade and consists of only two flip-flops or two bits
of information. Since there are four "- 10" blocks prior
to the fifth decade, this decade will change its state at
every 10,000 count. The .count state of the 38l4 is monitored
as shown in Table 1.
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PERIOD COUNT QE2 QE1
A 00,000 to 9,999
B 10,000 to 19,999 1
C 20,000 to 29,999 1
D 30,000 to 39,999 1 1
Table 1. States of QF1 and QE2
These QF1 and QF? outputs are decoded and used for switching
and synchronization in the analog circuit.
B. CLOCK CIRCUIT
In order to obtain a reasonably stable and noise free
clock, a dual retriggerable , resettable monostable multi-
vibrator, (Pairchild 9602) was used. The frequency and the
accuracy of the 9602 is a function of the external timing
components and has excellent immunity to noise on the V
and ground lines. " The Logic Diagram is shown in Figure 4.
With a clock frequency of 600 kHz, the unknown input
voltage is integrated for 1.667 x 10 seconds or 10,000
clock pulses. This time duration corresponds to "period D"
of Table 1. One measurement period lasts for 6.667 x 10
seconds or ^40,000 clock pulses. The period of the clock,

















Figure 4. The Logic Diagram of the 9602
The selected clock frequency has a period of 1.667 x 10
seconds. In order to obtain the desired period, an R, of
13.78 Kfi and a C, of 390 pF was chosen. A pulse duration
of 4.2 x 10 seconds was obtained by setting Rp equal to
20 Kfi and C
?
equal to 68 pF. In the actual circuit, 20 KQ,
potentiometers were used for both FL and Rp and were adjusted
to obtain the desired frequency. A "pull-up" resistor of
4 Kfi was used at the clock output to insure proper logic
levels. External components were kept as close as possible
to the 9602 chip and a 10 uF electrolytic capacitor was used
16

between V and ground to eliminate noise which occured in
the actual circuit after construction.
C. DISPLAY CIRCUIT
As presented in Section IV-A, the count state of the
381^1 is latched into five latches when a TRANSFER command
is received and the BCD outputs of these latched values are
fed into an output circuit, which consists of a multiplexer,
blanking control and a scanner. The scanner requires a
STEP input which directly controls the multiplexing action.
At each STEP pulse, a BCD output of one digit appears at
the output leads of the multiplexer (0 ,0„,Cv ,0o ) , while one
output of the blanking control is HIGH, indicating which
decade's count is present at the BCD outputs.
For the display, four Fairchild FND 70 single digit LED
numeric displays were selected. The FND 70 is a seven seg-
ment plus decimal point display.
In order to decode the BCD outputs of the 38l4 into
seven segments, a Fairchild 9 368 TTL/MSI, 7 segment decoder/
driver was used. The 9368 eliminates the need for drivers
and pull-up resistors normally required for LED displays and
directly interfaces with the FND 70. The 9368 is capable
of supplying 19 mA to each segment of the FND 70. In this
application, all FND 70 LED display segment inputs are con-
nected in parallel to the output of one 9368 chip, but ground
returns of each digit is switched ON and OFF by a high-3dc
transistor (MPS 6562). The digit select outputs of the 381^
(0. ,0^,0^,0^, 0_) are HIGH when a BCD output is present, andA D U V t,
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can supply only 200 jiA. This is not enough base current to
saturate the MPS 6562 switching transistors. Therefore, a
suitable buffer (TTL/SSI 7^38 quad 2-input nand buffer)
was used.
In this application only four of the five available
digit outputs of 381^ were used. The accuracy of the fifth
digit was considered meaningless with the components used
in the analog circuitry. Four FND 70 seven segment LED
displays, one 9 368 seven segment/driver, one 7^ 38 nand buffer
and four MPS 6562 high~3dc transistors constitute the display
circuit, except for the decimal point circuit. The block
diagram of the display circuit is shown in Figure 5.
As multiplexing input to the 381^ scanner, the "^ 100"
output of the 38l4 was used. This resulted in a scanning
rate of 600 Hz with a duty cycle of 20% which provided a
bright display.
D. LEVEL DETECTOR (COMPARATOR)
The functional block diagram in Section III describes
the comparator as the final stage of the analog portion of
the circuit. The comparator acts as a level sensor with
hysteresis. The input and output curves of the comparator
are shown in Figure 6.
When the comparator senses the zero level crossing of
the integrator output, it shifts states from HIGH to LOW,
which signals the digital circuit. This signal is the


















Figure 5. The Display Circuit
t>Count
39,999 00,000 | ^ QoxxnX to be
latched
Figure 6. Input and Output of the Comparator
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level crossing sensing, a yA 73^ precision voltage comparator
was used as shown in Figure 7» In order to sense the level
precisely, hysteresis voltage v"H„„, and offset voltage must
be kept as small as possible. Formulas 5 and 6 give the
relations of FL and R~ for this purpose.
R R
2
R n (V MAX - V MIN)
v _ 1 O ( r\VHYS Rl + R2
V (MAX) must be + 5V for the 38l4 interface, and V (MIN)
o o
= 0,2V. Selecting R
1











2 100 + 18 x 10^
Then Vuvo becomes:
V m 100(5.0 - 0.2) = 26>5 my
HXb 100 + 18 x 10-3
Therefore, the output of the \ik 73^ will be 13-25 mV above
ground, which is LOW enough as TRANSFER input. A 10 Kft of
offset null potentiometer was added for final calibration.
Between pin 14 and V of the yA 73^, a 5-9 Kfi pull-up
resistor was used to insure a + 5 • 0V HIGH logic level. A






















A high input impedance, low noise operational amplifier,
uA 776 was used for the integrator. The schematic diagram





Figure 9. Schematic Diagram of the Integrator
R9 is the resistor which sets the master bias current (I ,
)
This current defines the parameters of the uA 776 such as:
standby supply current, input bias current, input noise
voltage (at the input terminals of the uA 776), and the
optimum source resistance to be used. A bias current of
5uA was selected from given parameter curves for optimum









and was calculated as 2.2 Mft for an I , of 5 uA. An
set
offset null potentiometer (Rp) was added for further adjust-
ment and final calibration.
In the final design, COUNT STATE 20,000 of the 38l4 was
selected to display 2.000 volts. During COUNT 20,000 to
29,999, S , S 2 are OPEN and S-L is CLOSED. Between 30,000
and 39,999 the unknown current is integrated and the capacitor
voltage begins to integrate downwards at the rate




- k £ Vin dt (8)
With the sampling period of 10,000 clock pulses, and a clock
frequency of 600 kHz, the integration time was:
T = - x 10,000 = 1.667 x 10~ 2 seconds
600 x 10-5
or
T = 16.67 x 10~ 3 seconds
It was decided that the output voltage of the integrator
should be 2.0 volts when the input is 2.0 volts. In this





o RC x 16.67 x 10
3 volt
which makes the time constant RC = 16.67 x 10 J sec.
R = 500 Kfi and C = 0,033 yF was selected for this purpose.
P. CONSTANT CURRENT SOURCE
When the counter reaches 39 3 999 switch S-, is opened to
remove the unknown voltage from the input of the integrator
and switch S
?
is closed to integrate the voltage V with a
constant slope. Current source in Figure 10 supplies
I - l,5yA for this purpose. A 2Mfl potentiometer was used




Figure 10. Constant Current Source
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G. ZERO OFFSET CIRCUIT
As described in Section IV the counters pause for 10
clock pulses at count 00,000. This pause was used for
switching from the input to the current source.
When the input voltage is near or equal to zero volt,
the integrator output is close to the null point at the end
of its integration. The analog switching glitch causes a
false triggering of the comparator. In order to avoid this
situation and to allow zero level calibration, another
current source offsets the integrator from zero volt. This
current source adds a quantity of charge equal to ten counts
of I to C during the integration of the unknown voltage V .
s x















The circuit which provides this current is given in
Figure 12. This fixed offset guarantees that the integrator
output moves away from the null even if the input voltage
is zero. When the counter on the 3<3l4 reaches 00,000 it
remains at zero for ten counts, thus subtracting out the










Figure 12. Zero Offset Current Source
H. ANALOG SWITCHES
For S,
, Sp, S~ and the auto scaling switch Sj,, a switch
was designed to respond to LOW or HIGH logic levels which
are generated by the switching circuits. The analog circuit
















Figure 13. Analog Switching Circuit
VJhen the input is low, Q, is ON, and V becomes positive
turning Q? on. When the input is high, both Q, and Q~ are
OFF since V = - 12.0 volts,
g
I. LOGIC CIRCUIT FOR ANALOG SWITCHES
Outputs Q_, and Q„ of the 38l4 are used to turn the
analog switches ON and OFF at the proper times. The states
of the counters, Q„, and QF p> and the required switch














30,000 to 00,000 1 1 OFF ON OFF
00,000 to 10,000 OFF OFF ON
10,000 to 20,000 1 OFF OFF ON
20,000 to 30,000 1 ON OFF OFF
Table 2. Analog Switch Positions for a
Full Measurement Cycle
To turn a switch ON, a LOW logic level was supplied.
Similarly to turn it OFF a high logic level was applied.
















J. OVERRANGE AND UNDERRANGE INDICATORS
1 . Overrange Circuit
Up integration of the unknown voltage by the constant
current source ends when the counter of the 38 14 reaches
19,999 if no TRANSFER command was generated. If a TRANSFER
command is generated after a count of 19>999> then the counter
state is 20,000 or more and Q„, = 0, QF? = 1. This state
is decoded and the output is used for the Overrange indicator
and as input to the auto ranging circuit. The circuit




F?*.ON\ COMPAtATOe. CJtCO IT
Figure 15. Overrange Circuit
When a TRANSFER command is received while Q„-, = 0,
QE 2 = lj Q goes LOW and turns on the LED, indicating an




2 . Underrange Circuit
In order to indicate that the input voltage is less
than 10$ of full scale and to send a signal to the auto-
scaling circuit, an underrange circuit was designed as





















The inputs Q„_ and QF? permit the decade counter 7^90 to
count during the 00,000 to 10,000 count of the 38l4. The
"
7 2000" output was used as CP input for the 7^90. Outputs
Qp, QR , Q. of the decade counters were decoded to obtain






30,000 OZjOoo 3 0,0*0
00^000
Figure 17. Underrange Pulse During a
Full Cycle of the 38l4
This underrange pulse was used as "D" input for a D flip-
flop. The ".TRANSFER" command is used as its clock input.
'If any "TRANSFER" command occurs during count 00,000 through
02,000 of the "3814, the output of the D flip-flop goes LOW
and a LED indicates underrange. The Q output of the
flip-flop was used as an input to the auto scaling circuit.
K. AUTO - SCALING CIRCUIT
The front end and integrator of the Voltmeter was
designed for to +2.0 volts of input voltage.
To change the range from to 2.0 volts and to 20.0









K l-K «tJ <?3 = 2Nf1«2
TO Oa of TUB
38m
To Dp /a/ PUT
Figure 18 . Auto - Scaling Circuit
If at the beginning of each sample cycle, an overrange is
present, Q goes HIGH, and Q, and Sh are OFF. This connects
an additional h
.
5 Mft resistor in series with the input




V = ~ / V. dt
o RC n ino
The new R is now 5 MT2 . For 16.67 x 10 •* seconds as before
with the input voltage 20.0 volts, the output voltage is:
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20 x 16.67 x 10 3V = A TfT = 2 -° volts
° 5 x 10 x 0.033 x 10
which satisfies the requirement of the basic scale. If an
underrange occurs, Q, and S^ are turned on, shorting the
4.5 M resistor, and dropping the scale to the to 2.0 v : ts
region. The other half of the 7^76 flip-flop in this ci uit
lights the proper decimal point on the display turning on
either Q„ or Q_. To suppress a leading zero in the to
20.0 volt range, the state of the decimal point of the
second digit was also fed to the "DP" input of the 38l4.
The unused 0. digit enables the output of the 38l4 to be
used as clock input to the 7^76.
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VI. RESULTS AND CONCLUSIONS
The total parts cost was under $100.00. All components
were non-precision and commercially available.
The voltmeter was calibrated and tested against a
standard voltage source. Calibration curves are given in
Appendix A and Appendix B, the circuit diagram is given in
Appendix C, and the connection diagram is given in Appendix
D.
At 25°C, the error did not exceed 0.15/5 of full scale
in the to 2.0 volts range and 0.1$ in the 2.0 to 20.0
volts range. This error was caused by the non-linearity of
the constant current source.
When the temperature was increased to 50°C, the maximum
error was found to be 1.2$ of full scale. The main cause
for this error was the input offset voltage change of the
comparator (uA 73*0* The transfer characteristic of the
uA 73^ is such that a 100. Oy volt or larger shift of the
input voltage changes its output state. At 50°C, the input
offset voltage of the comparator shifts by 50. Oy volts from
its 25°C null point. The error generated by this temperature
increase was found to be more significant than that caused
by the constant current source.
To further improve the accuracy, a temperature compen-
sated constant current source and an improved comparator
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